Report Error

MN3102

Tags: BDD, Clock
Report Error

Attribute

Title: MN3102
Package: DIP-8_L9.7-W6.4-P2.54-LS7.6-BL
Description: CMOS clock generator/driver for low voltage operation BBD - The MN3102 is a CMOS LSI generating two phase clock signal of low output impedance necessary to drive MN3200 series low voltage operation BBD. VGG power supply circuit is built-in exclusively used for the MN3200 series BDD and most suitable VGG voltage can be obtained when the MN3102 is used with the same supply voltage as BBD. Self-oscillation is enabled by external capacitors and resistors and oscillation drive is possible by the separate excitation oscillation. Clock signal frequency is 1/2 of oscillation frequency.
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
联系我们:https://docs.lceda.cn/cn/FAQ/Contact-Us/index.html不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice