You need to use EasyEDA editor to create some projects before publishing
Board is too small to panelize for SMT?
561 8
Prohurtz 1 year ago
I have a very simple and small board for holding a single LED. The board measures 2.8mm x 9.9mm and I need around 3,000 of them SMT assembled. I panelized them into a 10 by 10 panel with stamp hole cuts. (My understanding is JLCPCB does not support SMT with V-cut panels? Anyways, my order was rejected with the response "The minimum single board we can make is 5mm*5mm and your board is too small for us to make it." Shouldn't panelizing the board take care of the size restrictions? How can I get around this issue? Below is a picture of the Gerber I sent. ![image.png](//image.easyeda.com/pullimage/SOdwcCoEU60A6kob4ODd6woy2iSxnHxtu7rFjbv8.png)
Comments
JLCPCBsupport 1 year ago
Hello ; <br> Could you please make a screen-shot of your order settings and share it here, make sure that you have selected the "Panel by customer" option and you have specified the size of your Panel (rows and columns).
Reply
Prohurtz 1 year ago
Here is my order settings:@jlcpcbsupport ![image.png](//image.easyeda.com/pullimage/Z7d2Fz26wqEoaA4xSEqkMEnBDgLwsxswTR11oH4Q.png)
Reply
andyfierman 1 year ago
Hmmm. This doesn't look to be a very manufacturable panel. ![image.png](//image.easyeda.com/pullimage/kB3D6MX5Ew6ML2zO0ne0dR17L2WrzWn956uxw7g6.png)
Reply
Prohurtz 1 year ago
Thanks for the reply. This comes directly from the EasyEDA panelize function. I can try and reduce the number of boards in the rows and columns to help with board stability during manufacturing. I can not unfortunately make the stamp holes less dense, nor can I make the stamp holes that are currently not on anything be connected to the other boards or PCB material. Do you have any suggestions or know how to fix this? @andyfierman
Reply
andyfierman 1 year ago
Based on the images of panelization using stamp holes in the Tutorial: [https://docs.easyeda.com/en/PCB/Panelize/index.html#Panelize-by-Editor](https://docs.easyeda.com/en/PCB/Panelize/index.html#Panelize-by-Editor)<br> <br> your panelization needs to look more like this: ![image.png](//image.easyeda.com/pullimage/SUzBSTU4hZa9nJjjnJleWRkP80qvIpWiSJp3ec7N.png) This creates small areas of FR4 joining the ends of each PCB in each row. However, you still need to get the final OK from JLCPCB.
Reply
Calum22 1 year ago
I would try panelising it yourself with stamp holes\, but only in a 10\*1 panel\, only in vertical direction to make 9\.9\*46 panel\.  Make sure the component designators are different for each board in the panel\.   Then tell JLC it is 1 board and ask them to V\-score panelise it 10 wide\.  = 100 boards\. JLC does support v-score PCBA now.
Reply
andyfierman 1 year ago
@calum22161, "JLC does support v-score PCBA now." Is there somewhere JLCPCB confirm this change in their policy?
Reply
andyfierman 1 year ago
Found it: [https://jlcpcb.com/capabilities/pcb-assembly-capabilities](https://jlcpcb.com/capabilities/pcb-assembly-capabilities)<br> <br> Standard PCBA > Delivery Format Check the differences between Standard and Economic PCBA carefully.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice