how to generate pick and place for a full panel at JLCPCB
819 18
nir_be 8 months ago
Hi, I have a ordering  problem at JLCPCB. I want to order panel and assembled it at JLCPCB, bat there are problems. The BOM and  pick and place file that EAsyEDA generate for the panel are for only one board  So JLCPCB don’t want to assemble the full panel because thy don't have the correct coordinate for the full panel components. How can I generate coordinate for all the component in the panel? The second problem that I have  that the panel are not cut correctly, the brake fingers in the middle of the panel are full, so after assembly we wont be able to break them. Please advise ASAP thank you
Comments
Albert Degenaar 7 months ago
Hi,   I am also having the same issue ordering a panelized board for assembly.  Would this be considered a bug? Thanks
Reply
UserSupport 7 months ago
If you using editor panelize tool, it only generate one PCB pick and place file, JLCPCB will accept it. If you want to all panelize borad's pick and place file, you need to panelize the borad manually by copy and paste. via:[https://docs.easyeda.com/en/PCB/Panelize/index.html#Panelize-by-Manually](https://docs.easyeda.com/en/PCB/Panelize/index.html#Panelize-by-Manually)
Reply
wescom 3 months ago
@UserSupport "If you using editor panelize tool, it only generate one PCB pick and place file, JLCPCB will accept it." hi this is not true, BOM and CPL files are not generated correctly when working with the paneling tool. the data contained in the generated files only apply to a single board, not to all of the panel, that can be seen in the gerber viewer when it is quoted, and later when the BOM file is processed, it does not include all the necessary electronic components for all paneling. What would be the solution to this?
Reply
UserSupport 3 months ago
@JLCsupport JLCPCB team please help with this issue
Reply
jbk1 2 months ago
Yes, it would be really great if the BOM and pick and place files could be generated to fully populate a panelized PCB.
Reply
UserSupport 2 months ago
@jbk1 v6.3.53 is released, it supports to export panelized pick and place files, please refresh the page to update.
Reply
jbk1 2 months ago
@UserSupport That's fantastic, and great timing :) Many thanks for providing a great service.
Reply
jbk1 2 months ago
Looks like there may still be a few problems to work out with the panelizing support! All the parts seem to have a constant xy offset from their correct positions. ![Selection_097.png](//image.easyeda.com/pullimage/OPhGzpSdVfGYZzRFsDkNWqHx9jz8a2qMOTJ204KX.png)
Reply
UserSupport 2 months ago
@jbk1 we tranfered this issue to JLCPCB, they will take a look
Reply
jbk1 2 months ago
@UserSupport Thank you. It's not urgent, my first order will just be for non-panelized boards anyway. I was just curious to see how this worked.
Reply
wescom 1 month ago
@UserSupport hello do you have any news regarding this topic
Reply
wescom 1 month ago
apparently the files are well generated by easyeda, the problem (I think) is in the JLC viewer of the pcb with the components to mount. sorry my writing i don't speak english
Reply
JLCPCBsupport 1 month ago
@wescom hello ; > @UserSupport hello do you have any news regarding this topic Well, it says that the release of the new version v6.3.53 provides a P&P files for the panelized design, since the P&P is well generated then there will be no problems regarding the SMT assembly at JLC because our assembly process will exactly follow the coordinates generated through the P&P files. Despite all this, I will investigate more with the JLC technical team, if you have any issue with your design or order you can send me your order number and we will double check the P&P files and let you know the results.
Reply
Mr_HaleYa 2 weeks ago
![image.png](//image.easyeda.com/pullimage/mS8n5MmtOoQgCcSxmRXEHZLiFAqHFFssnNW71kw5.png) I am having the same problem. Wescom says that It is just the JLC viewer that is doing this but the actual file is correct so assembly should work???
Reply
JLCPCBsupport 2 weeks ago
@Mr_HaleYa Hello YES exactly, just our viewer issue, so all what I advise you to do is to check your files in any external DFM analyzer and if the result is good then the assembly will be correct in JLCPCB :)
Reply
wescom 1 week ago
@JLCPCBsupport del mismo  modo cuando se sube el archivo gerber (panelizado por easyeda), el visor aparentemente falla ![Captura.JPG](//image.easyeda.com/pullimage/9Ta5MIpVF6txVzDQFn6mX9N0lR7uL4ICPAcxl14s.jpeg)
Reply
wescom 1 week ago
@wescom when uploading the gerber file (paneled by easyeda), the viewer apparently fails
Reply
JLCPCBsupport 1 week ago
@wescom Hello Once you chose to create your Panel by EasyEDA then it will be not visible in our Viewer (same for assembly) so it shows only the first position of the Panel, but producing this panel will not show any problem. This happen only when you make your Panel automatically generated by EasyEDA, if you create your panel design manually than you will visualize it in JLCPCB viewer.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.