You need to use EasyEDA editor to create some projects before publishing
AutoRouter Routing Error
1314 6
byte_or_not_toByte 4 years ago
While using the Easyeda autorouter (Run on client side) i encountered a rather scary Error as shown in the image! i will share the project if i get a response..![Easy_eda_router_Error.png](//image.easyeda.com/pullimage/SndxinZjVbXsR5T8fJTdcGZOIKK2CgSkhvmWS5zx.png) ``` ```
Comments
andyfierman 4 years ago
Is that on a 100% completed autorouted PCB?
Reply
andyfierman 4 years ago
See also: [https://easyeda.com/forum/topic/Auto-Router-suddenly-started-routing-tracks-on-top-of-tracks-4bf64577fcb84566955a328bfe0fb3fc](https://easyeda.com/forum/topic/Auto-Router-suddenly-started-routing-tracks-on-top-of-tracks-4bf64577fcb84566955a328bfe0fb3fc)
Reply
byte_or_not_toByte 4 years ago
@andyfierman Yes it is. that is the strange part, why would the auto-router finish as 100% and show 0 fails while there are DRC errors like this !!! I mean i get it that the auto-router couldn't route all the traces (this is a very complicated circuit!) but it should alert me that it failed instead of finishing with "failed 0" status.. I have already seen that post and saw your comment there and added one as well. But to be fair if you check the Design Manager tab after auto-routing, if there are errors like these they will appear as DRC errors.
Reply
deskpro256 4 years ago
What I would suggest is that, if possible for your design, rotate the right and left side pins 180', so the top connections go to top side of the board and bottom goes to bottom. See images below: Now you have the ratsnest going from top to bottom ![why1.png](//image.easyeda.com/pullimage/jdYYBKOvYVZTjxMHyd7omGyUSkolb5SqBGAIYbpB.png) My suggestion: ![why2.png](//image.easyeda.com/pullimage/NRN8NsDzIyCr1hc1Di45B7jcOLaG9kqEsIUwT9BA.png) Now the top traces go to the top IC's and bottom to bottom making it easier to route both by hand and the autorouter. Also, try not to route GND connections, maybe even VCC, because they will screw with the routing of your signal traces. For the GND connections, just place a Copper area over the board top and bottom layers, for VCC, either let it route it or do it manually. ![why3.png](//image.easyeda.com/pullimage/eXwtnkD90vStBF1JVGi5tsuFyB4cAJc9Z5x4BOVi.png)
Reply
byte_or_not_toByte 4 years ago
@deskpro256 Hello, unfourtonatlly i can't flip the headers, i know the design is very very much nested that's why i understand that the router failed, since then i have changed the design with a much cleaner one that i am routing by hand.. it's more of a bus now as i replaced the mux ICs with tri state buffer. i will share the design when i'm done. (it's a [4x32:1x32] mux for a risc project if anyone is interested).
Reply
byte_or_not_toByte 4 years ago
@deskpro256 Also, skipping ground and vcc is a great advice, thanks.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice