You need to use EasyEDA editor to create some projects before publishing
Autorouter complete, but nets missing, ratlines still there
1245 6
alphonse 8 years ago
Im trying to autoroute a PCB but even when i redid everything, even the schematics, im still not getting all nets auto-routed, some completed nets still show ratlines and no error-message explaining what just happened. Ive tried everything i can come up with, document settings (snap, gridsize, mesuring unit), even eliminated components to try to pinpoint the error but im unable to find it. There is easily room for the nets on my PCB, it simply appears as if the autoroute feature finishes at aproximately 85-95% completion.![enter image description here][1] [1]: /editor/20161007/57f75b829489c.png
Comments
andyfierman 8 years ago
Can you either share your project publically or share a copy of the project privately with support so we can investigate? https://easyeda.com/Doc/Tutorial/share.htm#Sharing Thanks.
Reply
alphonse 8 years ago
Sure, i can share with support, but i would need a email address for that account..
Reply
andyfierman 8 years ago
https://easyeda.com/page/contact
Reply
alphonse 8 years ago
I shared 2 separate project folders with a bunch of files, the ones we´re interested in is the "Front Light Breakout PCB v.1" in the "BikeLight Project Folder", the other one is the "Trailer main PCB v1", located in the "BikeLightProjects" folder.
Reply
support 8 years ago
My this is an auto router bug, your real net is `EL(F)_1`, after router, we skip it to EL , this is problem. So you can forget the ratline, or change your net name to other , no ( ,we will find a way to fix this. ![enter image description here][1] [1]: /editor/20161008/57f845376a49e.png
Reply
andyfierman 8 years ago
Generally, it is safer to only use alphanumeric characters in net names (netlabel else and netflags). `A` to `Z`, `a` to `z`, `0` to `9` and the `_` underscore character are OK. Other characters may cause problems, if not in schematic and PCB design then in spice simulation. Also note that in EasyEDA (and in spice simulations), text is case insensitive so a net name `mynet` is identical to `MyNet`.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice