BOM and CPL file don't work when panelize function is used
30 0
andresantosgodinho 1 week ago
Hi, Recently i tried making a smal pcboard that required me to do a panel and then i wanted to get them assembled by JLCPCB but when the panel was created in EasyEDA, the Pick and Place file and the BOM file don´t show up as they should... they only consider the original board and not the panel... this creates problems when i try to get a quote from JLCPCB's SMT service. Please fix this or advise if there is a way to overcome this Thanks
Login or Register to add a comment
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.