You need to use EasyEDA editor to create some projects before publishing
Clearance Problems Hole and 128 pins LQFP
825 3
cwielage 5 years ago
Hi Together, i have a question about Clearance on a LQFP U1 every pin is said to have a problem with the Copper Area. Do i need to change the Clearance for that Chip or can i ignore it ? The second Problem is that i have placed a Hole in the PCB and moved it but it does not update the position in the PCB and is therefore showing also a Clearance Problem at the position where the Hole was before i placed it correctly. Many Thanks Christian I solved the second  problem it was just an update of the DRC check needed. So the problem with the hole is gone. ![Problem1.png](//image.easyeda.com/pullimage/royFNY2JyaMZkolgwRQw2d6BZz0eCB2Za2Zw7qJG.png)![Problem2.png](//image.easyeda.com/pullimage/oif9ldw576m1NM9n5pa1vlCtnjXFwMSu1OR71yZe.png)
Comments
andyfierman 5 years ago
Check and if necessary change/add a design rule to allow for reduced clearance: ![image.png](//image.easyeda.com/pullimage/dva3I7GsDcUmvtM63SyANPARWfphBZY4V3ZGvgTH.png) Please also check JLCPCB capabilities: ![image.png](//image.easyeda.com/pullimage/Sve1v0teIWexl8UObRr6V7VZzurQ8BjFMBSDEw7n.png) It may also help you to read (2.2), (4) and (6) in: [https://easyeda\.com/andyfierman/Welcome\_to\_EasyEDA\-31e1288f882e49e582699b8eb7fe9b1f](https://easyeda.com/andyfierman/Welcome_to_EasyEDA-31e1288f882e49e582699b8eb7fe9b1f)
Reply
cwielage 5 years ago
Thank You andyfierman ! i had a look but the problem is the Clearance between the Pin's of the LQFP SSD1963QL9 U1 package that is from the official EasyEDA lib. So i need to change the package or it is not possible to be manufactured from JLCPCB. Christian
Reply
andyfierman 5 years ago
You don't need to change the package. You need to change the Design Rules to allow for a 0.15mm clearance between the pads on this package. ![image.png](//image.easyeda.com/pullimage/S5Buxv6lqym39a2eckoSp8ufli3Ot1wvVLyehj9w.png) If you set it to 0.145mm then that should allow for any mil to mm rounding and positioning errors. JLCPCB capabilities allow a track to track clearance down to 0.127mm (0.005inch): ![image.png](//image.easyeda.com/pullimage/VonyEUmmipeI8XErHpToGFXkWjvE2uQmv9omsLQ4.png)
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice