You need to use EasyEDA editor to create some projects before publishing
Clearance error
1828 5
Nicolas Drapier 5 years ago
Hi, I've been trying to create my own pcb recently, but I'm stuck at the routing stage. Indeed, I am faced with this error without knowing how to solve it. I spent a lot of time searching the forum, in vain. Nothing works. Does anyone have any idea how to solve it? ![image.png](//image.easyeda.com/pullimage/kIAv04r27pKrThXcqI2rOsbfPx0RPFRs3LljqeHo.png) ![image.png](//image.easyeda.com/pullimage/s2fyd8ZYXsOlc3fG5F2cWr0hynUweTCvSUl7GSno.png)
Comments
andyfierman 5 years ago
Your screenshot does not show enough information and your project is private so only you can see it. Please see "If you are asking for help about a Project" in: [https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a](https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a)
Reply
Nicolas Drapier 5 years ago
Hi, First of all, thank you for your quick answer. As I said in my first message, I spent a lot of time on the subject. I came across several links that seemed interesting. The first one suggested lowering the clearance. I did it and I went to the minimum but it doesn't solve my mistakes (0.05mm). The second link suggested that the pads of my nets did not have the same name, which is not the case since I used a schematic. In addition, I also tried to change the position of the components that cause this error, and I even went so far as to change the footprint of the component, but I didn't succeed. I'm putting the project in public for a while. [https://easyeda.com/nicodu95drap/test](https://easyeda.com/nicodu95drap/test)
Reply
andyfierman 5 years ago
Four of the DRC clearance errors are telling you that there is a pad overlapping a solid region. Two are the pads for pins 1 and 2 of the 2.4GHz antenna. The other two are the pads for pins 1 and 2 of the NFC antenna. I do not know of any way to make things like inductors and PCB inductors without generating this type of DRC error. For this type of footprint however, these errors can safely be ignored. The other clearance errors are warning that you have overlapped a multi-layer (though-hole-plated or PTH, pad) over a hole. You can place a hole or you can place a PTH multi-layer pad. It makes no sense and there is no need to place both together. You can place a multi-layer pad and select it to be  none-through-plated (NPTH) like this: ![image.png](//image.easyeda.com/pullimage/Tw6wFfxSl3UbF94jLGSL9L7Ewtw6CWoKYX3GwTd0.png)
Reply
MikeDB 5 years ago
Not commenting on the DRC errors but note that you should not overlap the antenna over tracks on the other layer.  A spacing of 5 to 10mm is the minimum usual recommendation
Reply
Nicolas Drapier 5 years ago
Thank you very much for your help, I will apply all the advice you have given me!
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice