You need to use EasyEDA editor to create some projects before publishing
Copper Area clearance
383 1
Koep 3 years ago
Hello All! I'm new to pcb design and want to confirm the correct way to limit copper area/fill. I have a simple pcb with 2 nets/no components as per attached image. The inner circle/track with 18 pads is 1 net and rest of the board is the other. Pads are plated through so bottom layer is the same. The only way I found to keep the clearance between the nets while at the same time maximizing copper between the 18 holes on the outer net was by adding a thin circle with 3. net attribute and sizing/hiding it under the track that has the outer 18 pads. Is this going to make trouble/confusion fabrication? Is there a better way to achieve this? Thank you in advance, Koep ![pcb.JPG](//image.easyeda.com/pullimage/GBanxzZJJhurG0KqYNagHHJXK0X14W3p7lCWD2YI.jpeg)
Comments
andyfierman 3 years ago
It would be easier to understand what you are describing if you made the Project or the PCB public.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice