You need to use EasyEDA editor to create some projects before publishing
Custom clearance from the copper to board outline
1007 5
DurandA 4 years ago
Version v6.1.30 broke my design as it enabled clearance from the copper to board outline. ![easyeda-outline-clearance.png](//image.easyeda.com/pullimage/Vu18Y0hXY288l1UI5x0kYH7zflBH4PE0lCZ3H0Tb.png) Can you add an option to set a custom copper to board outline clearance? Or at least an option to disable the board outline clearance. Many thanks!
Comments
UserSupport 4 years ago
We will think about how to improve this option. thanks
Reply
MikeDB 4 years ago
In that this affected me badly as well, I think this shows that some changes are being implemented without a complete understanding of how high performance PCBs are designed. Would it be not be better for users to see a list of things being developed in advance so that comments can be made before time is spent (i.e. wasted) developing things that break designs.  I understand that JLCPCB asked for this feature but I cannot think that any experienced PCB designer would have agreed it was a good idea.  Indeed what we would all like is to have plating along the whole edge of the PCB, but we accept this isn't possible so maximal capacitive connection so as to reduce r.f. leakage from the top to the bottom of the PCB is the next best thing.  This fixed gap you have introduced is effectively a tuned element that could even resonate, breaking all sorts of EMC limits.   Experienced user will add tracking at the PCB edge instead but others may not realise just how essential this is and accept the new copper fill. Can I please ask that you get rid of this feature and go back to the old software.
Reply
andyfierman 4 years ago
I suspect the reason that this gap was introduced is to stop people accidentally shorting the copper areas at the board edges to their enclosures.
Reply
MikeDB 4 years ago
You're supposed to short (or at least capacitatively couple) PCB edges to the enclosure.  That is why you always run ground planes right to the edge but VCC planes to 5mm away from the edge.
Reply
andyfierman 4 years ago
I think a bit of background information might be helpful for some people at this point. The reason for extending the ground plane to the edge of the board but insetting signals and power planes to 5mm or more in from the edge is a simplification of the "10 to 20 times the plane separation" or 20H rule of thumb applied to ground the fringing fields that radiate from the gap between signal traces or power planes and the ground plane. To provide a bit more of an insight into why the 20H rule is applied please see this post in the Tips and Skill section: [https://easyeda.com/forum/topic/The-20H-and-Ground-Plane-Extension-rules-benefits-and-limitations-of-applying-them-4d443d32240545aeb9fa9516d2fdac3f](https://easyeda.com/forum/topic/The-20H-and-Ground-Plane-Extension-rules-benefits-and-limitations-of-applying-them-4d443d32240545aeb9fa9516d2fdac3f)
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice