You need to use EasyEDA editor to create some projects before publishing
Cutout DRC clearance error
629 1
Amir Gonnen 4 years ago
How can I overcome (or ignore) DRC errors related to cutouts? I have a component with a package that includes a pcb cutout (MICRO 5P_C40940). In addition, I also have a multilayer board cutout solid region.  I'm getting DRC errors on both, the package cutout is too close to the pads (of the same package), and the solid region cutout is too close to the ground plane copper area, which it should cut. Both seem to me like false errors I would like to either fix, workaround or ignore. (EasyEDA V6.2.46) Any idea?
Comments
andyfierman 4 years ago
The pads are too close to edge of cutout area to comply with minimum 0.2mm Trace to Outline required by: [https://jlcpcb.com/capabilities/Capabilities](https://jlcpcb.com/capabilities/Capabilities) I have sent an error report about this PCB Footprint. Your project is private so no one can comment on it.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice