You need to use EasyEDA editor to create some projects before publishing
DRC Errors in my simple PCB Layout
8720 10
Stefan Draeger 6 years ago
Hello, i've got made a simple pcb layout with easyEDA, ![2018-09-28 14_07_05-Window.png](//image.easyeda.com/pullimage/0DJl54NO3nWwIHvtxjqvoYdZDiW1qw8s5zbgEf6F.png) When i want to export my gerber file, the checkup means there are many DRC errors with "Track to Pad". What is wrong with my pcb layout? Thanks for your help.
Comments
andyfierman 6 years ago
Hi Stefan, Your project is private so only you can see exactly what is happening in your PCB. However I'd guess you are seeing these errors because you have created this PCB simply by placing parts and then joining them up using the copper track tool. They occur because all the different pads and tracks have different net names which EasyEDA automatically assigns as you place or draw them. So when you connect a track to a pad, the net names do not match so the Design Manager warns that you are connecting things togetheer that, according to the net names, should not be connected. There are two ways to avoid this: 1\. Start every design with a schematic and follow the Sesign Flow shown in the Tutorial; 2\. if you really don't need a schematic then place the parts first and then use the Connect Pad to Pad tool in the PCB Editor to connect them up before you start routing them\. Because this is a simple PCB, if you carefully check your connectivity in your Gerber files, using gerbv, you should be OK so you can ignore the DRC errors but for more complex projects this is not a good way to work. For more, please see: [https://easyeda\.com/andyfierman/Welcome\_to\_EasyEDA\-31e1288f882e49e582699b8eb7fe9b1f](https://easyeda.com/andyfierman/Welcome_to_EasyEDA-31e1288f882e49e582699b8eb7fe9b1f)
Reply
Galagafan88 6 years ago
hello  and to start im a rookie to the pcb world  so bear with me. im getting a message on the drc but is pad to pad. how can I fix and what it means. here is a pic![Screenshot (3).png](//image.easyeda.com/pullimage/HhuWxYEd6JuQjWFTW5sIvKtXTeaK75V16dH2bz02.png)
Reply
UserSupport 6 years ago
@Galagafan88 That means the clearance from track to pad is less than the Design Rule clearance, you need to change your design rule clearance smaller, or modify the track to pad clearance bigger. if you check these errors are not impact your design, you can ignore it. for DRC error, the object to object clearance can not less than Design Rule clearance, The via diameter and via drill diameter can not less than Design Rule settings,  the track length can not over than the Design Rule track length. ![image.png](//image.easyeda.com/pullimage/xMgSPO5uBTryyCsEQdQMQWo7FV6qaXLaBK562JHF.png)
Reply
danieldrone 5 years ago
Pls I have a PCB I design too can you help me
Reply
danieldrone 5 years ago
Pls what is wrong with this my PCB before I pr![IMG_20190706_035146.jpg](//image.easyeda.com/pullimage/Vg8TAenpy53g6UPlmfFzTk8LDLiLjYlOStVwu8Ae.jpeg)int it am just a newbie,and it says DRC error and alot of stuff Just simple Arduino/Bluetooth PCB
Reply
andyfierman 5 years ago
As a newbie, I  suggest you take the time to read: [https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a](https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a) In particular (2) in that topic.
Reply
sha 88 4 years ago
Hi.. Anyone can help me to fix this problem? I don't know why got 'clearance' when i want to generate to Gerber file. What should i do? Thanks in advance![CLEARANCE_DRC.png](//image.easyeda.com/pullimage/O2DPhB8ZrsYT8gspONj8iVsH5ny3Qzmqs7fYkQy2.png)
Reply
andyfierman 4 years ago
@shahida1506, Your project is private so only you can see it. Please take the time to read: [https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a](https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a) Check your LED PCB Footprints. They look like they have an outline that should be on a silkscreen layer actually on a copper layer.
Reply
schweizer27 5 months ago
Hi! I'm new to this thing and **just started today**. I have searched the web and all the forums regarding this error and tried everything that have been suggested in this thread but it did not work for me. So I am sharing my work here today and hope that someone can check it and tell me how I can fix it. I have the **same issue with clearance**. I have tried all the suggestions above. But to no avail. So here is my project for any experts here to check: [https://easyeda.com/editor#project_id=2cf05e83e8824ca885aee65cff1b583a](https://easyeda.com/editor#project_id=2cf05e83e8824ca885aee65cff1b583a)<br> <br> I hope anyone can help me. Thank you so much in advance.
Reply
andyfierman 5 months ago
@schweizer27, The footprint you appear to be using has a spurious Solid Region placed concentrically with each Multilayer pad: ![image.png](//image.easyeda.com/pullimage/HbHyTxdzqxLf9rFWqjxFOmmRkkSuL6pQblRgwQa0.png) Three things to do: Report Error to the owner (select the part in the library search then do right-click > Report Error); Because this may take awhile to be corrected, clone the footprint, Save it with a unique name and a clear Description to distinguish it from the broken original and then edit it to correct the faults and then Save it and replace them in your PCB; Heed the warnings to check all User Contributed symbols and footprints before you try to use them. In fact it is good advice to check **all** symbols and footprints against the original manufacturer's datasheets and dimensional diagrams before you try to use them. :)
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice