Clearance error is between pad on bottom layer and capacitor pad on top layer
With capacitor - DRC error (ignore other one - it's same thing elsewhere)

<br>
And with capacitor deleted - DRC error gone

This worked fine until today
Electron
4.2.10
Windows
10
EasyEDA
6.4.16