Forum - EasyEDA - An Easier Electronic Circuit Design Experience

Latest Topics Latest Replies EasyEDA Std EasyEDA Pro JLCPCB LCSC OSHWLAB General Discuss

Schematic PCB Simulation Skill Extension Feature Requests Bug Reports

DRC shows errors with non-conductive layers

955 3

mesopcb 9 years ago

**BUG** Concise problem statement: Steps to reproduce bug: 1.See shared file with "DRC wrong" in file name Results: DRC shows many errors in Design Manager where conductive errors are close to silk screen or board edge elements. Expected results: DRC only shows real errors - where conductors are too close to each other. Maybe where board edge tolerance is violated. Browser: 41.0.2

Comments

dillon 9 years ago

Yes, this is maybe close board edge elements.

mesopcb 9 years ago

Thanks I saved two files. One of them has a large number of DRC errors. It appears to be claiming errors where conductors are too close to the silk screen layers, which should not happen. The other only shows a problem with a board edge, which is okay. I have not seen this large number of errors since, but one of the two DRC files I shared does demonstrate this problem.

mesopcb 9 years ago

I saved another file for inspection where it is only showing the error on one part, a screw hole that is tied to GND with a trace. The conflict appears to be between the hole and the board edge line. This is incorrect - there is no conflict. Note: there are four screw holes. Only one has a DRC error - the only one that also has a net assigned. Tks.

你现在访问的是EasyEDA海外版，建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程，下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice

Unleash creativity, start design now.

Cookie Notice