Forum - EasyEDA - An Easier Electronic Circuit Design Experience

Latest Topics Latest Replies EasyEDA Std EasyEDA Pro JLCPCB LCSC OSHWLAB General Discuss

Schematic PCB Simulation Skill Extension Feature Requests Bug Reports

Ethernet on 4 layer board

607 4

WellSight 1 year ago

Need "stitching" caps between power on 3rd layer and GND plane on 3rd layer without including other layers. Can I have limited length vias or do I need to remove copper on layers 1,2 & 4 so vias only touch layer 3 PWR and layer 3 GND plane? My signals and PWR are not directly above each other as in photo I do not want vias piercing other GND planes![Stitching caps.png](//image.easyeda.com/pullimage/GOf1bJSIWjou8ucGwpGH3eQmZ4H1VMlAd3G6cCpL.png)

Electron 19.1.9 Windows 10 EasyEDA 6.5.34

Comments

andyfierman 1 year ago

According to: [https://jlcpcb.com/capabilities/pcb-capabilities](https://jlcpcb.com/capabilities/pcb-capabilities)<br> <br> JLCPCB do not yet support blind or buried vias. EasyEDA Std does not support blind or buried vias. I am not sure about Pro. So you will have to use simple multi-layer vias and if you really don't want GNDs on different layers connected by GND vias then you will have to manually add Solid Regions set to No Solid around the vias on layers you do not want to connect together.

Chrome 115.0.0.0 AndroidOS 10

MikeDB 1 year ago

Should you really have PWR right under some of the high speed Ethernet tracks anyway ? Can't you move them to the side as obviously power to the connector doesn't worry about length. Another way to do what Andy describes is to give the Ethernet GNDs a different name (EGND) and then merge them with a 0 Ohm resistor somewhere.

Electron 4.2.10 Windows 10

WellSight 1 year ago

@andyfierman Thanks Andy. I had thought of making holes in the layers to accomplish the same effect, but am told I really need separate planes for power and GND. When in layer manager I try to switch from Signal to Plane I am told to first delete all objects from that layer. As far as I can tell there no "objects" on either inner layer. What am I not seeing?

Electron 19.1.9 Windows 10 EasyEDA 6.5.34

MikeDB 1 year ago

@wellsight I always leave the inner layers as Signal, and then lay out a ground and power plane the size of the whole board on each layer. I'm not aware of this causing any problems.

Electron 4.2.10 Windows 10

你现在访问的是EasyEDA海外版，建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程，下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice

Unleash creativity, start design now.

Cookie Notice