You need to use EasyEDA editor to create some projects before publishing
Hole-to-Hole Design Rule Check Not Working
960 2
apocalyptic.angell 8 years ago
**BUG** Concise problem statement: When placing two vias (or PTH, or Holes) in violation of the hole-to-hole the Design Rule a warning or X never appears. Steps to reproduce bug: 1. Create a new schematic or existing one 2. Place a via (or PTH or Hole) 3. Place a second via (or PTH or Hole) so the holes overlap Results: The designer allows you to place the second hole without warning that it is in violation of the hole-to-hole distance design rule Expected results: The hole-to-hole design rule represents the minimum distance between edges of 2 adjacent holes, and the editor warns when to vias, holes, or PTHs are placed in violation of this rule. Browser: Chrome
Comments
dillon 8 years ago
Hi, Hole to hole DRC is not real time, you can try to run a DRC test manuanl. https://easyeda.com/Doc/Tutorial/PCB.htm#DRC%28DesignRuleCheck%29
Reply
apocalyptic.angell 8 years ago
Okay thanks.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice