You need to use EasyEDA editor to create some projects before publishing
How to prevent "uncontrolled" connection between top and bottom copper area ground planes
468 3
Bengt Nilsson 3 years ago
Hi, In order to avoid ground loops, I would like to connect top and bottom layer GND copper areas at one single dedicated via only. However, some of my footprints (e.g. cable connector headers) are multilayer and will make a thru-plated connection between top and bottom for any GND net pin. What is the best way to avoid this, while still having thru-hole mounts for the headers? BN
Comments
Bengt Nilsson 3 years ago
Hi again, I am sorry to waste everybody's time, I have found the answer myself. I use a Solid Region, mode No Solid, net EXCLUDE, on my TopLayer, enclosing the GND pin pads I want to keep disconnected from the topside. Then the TopLayer copper fill does not include the GND pin pads on my headers. The net name EXCLUDE is just arbitrary, could be anything but GND. But maybe not another net in use. BN
Reply
andyfierman 3 years ago
@bnilsson11, "The net name EXCLUDE is just arbitrary..." The key point is that the net name must be **unique**, i.e. it must not exist anywhere else in the schematic and therefore in the PCB.
Reply
Bengt Nilsson 3 years ago
@andyfierman Thanks for the clarification. It is logical.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice