You need to use EasyEDA editor to create some projects before publishing
I would like to name the nets
722 3
HICOCO 4 years ago
I would like to name the nets and don't want EasyEDA to auto name the Nets how can i do ? I did it in the PCB but each time that i update it the system rename the nets with the old names. Thanks
Comments
andyfierman 4 years ago
Rule 1 in EasyEDA is that the Schematic is the master document so **all connectivity and footprint changes must be made in the schematic first** and **then those changes imported into the PCB**. You must not make changes to connectivity and footprints in the PCB directly because then the validity between the checks made using the Design Manager in the schematic and the Design Manager in the PCB will be broken and there will be the sort of chaos that you are seeing with your project when you try to update the PCB. The Schematic Design Manager may tell you everything is OK in the schematic and the PCB Design Manager may tell you everything is OK in the PCB but they do not actually talk to each other so the only way you know that the PCB matches the schematic from which it is supposed to be created is that when you do an **Import Changes...** or an **Update PCB...**, there are no differences. To apply net labels in the schematic use the netlabel, netflags or Newport symbols in th writing tools palette. Or press the N hotkey. I strongly suggest that you read (2) in: [https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a](https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a) and pay particular attention to the Design Flow diagram in the main Tutorial.
Reply
HICOCO 4 years ago
Thanks for your quick answer, For this example, the problem is that when i convert to or update my PCB i do not have +V net but U1.1-8 net for all Ux.1-8 Pad, same thing for -V i have U1.1-4 net for Ux.1-4 Pad. and i have to change the name U1.1-8 net by +V net and U1.1-4 net by -V. I would like to have +V net and -V net for all of them All the U are Opamp connected to +V and -V Thanks![Schematic OPAMP BYPASS CAPS.png](//image.easyeda.com/pullimage/sgaai0jf1drs9OdysrA66Qvgl0QwWkBcp2IbFidY.png)
Reply
andyfierman 4 years ago
Please study this topic: [https://easyeda.com/forum/topic/EasyEda-Schematic-Check-Nets-Fail-f8235432031d4d1dac36e790b1a38a70](https://easyeda.com/forum/topic/EasyEda-Schematic-Check-Nets-Fail-f8235432031d4d1dac36e790b1a38a70)
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice