Logic output levels not right
547 2
example 8 years ago
**BUG** Concise problem statement: The logic levels out of A1 and A2 are (a) different and (b) not right for simple unloaded CMOS output levels. The setup for these gates is not visible to the user. It is not clear what supply voltage these gates are using internally. Steps to reproduce bug: 1. Run transient sim and observe waveforms. Results: A1 has logic 0 = 0.7V, logic 1 = 3.5V A2 has logic 0 = 0V and logic 1 = 1.75V (i.e. half of A1 logic high). Expected results: Same logic levels out of both A1 and A2 Url: https://easyeda.com/file_view_How-to-use-logic-gates_Y8Ie82Vd7.htm Browser:Mozilla/5.0 (X11; Linux x86_64) AppleWebKit/537.36 (KHTML, like Gecko) Ubuntu Chromium/30.0.1599.114 Chrome/30.0.1599.114 Safari/537.36
Comments
example 8 years ago
>Same logic levels out of both A1 and A2 This is a strange problem, we use the default logic levels. A1 should be the same as A2. logic 0 = 0.7V, logic 1 = 3.5V. <https://easyeda.com/editor#id=Y8Ie82Vd7>
Reply
dillon 8 years ago
<https://easyeda.com/file_view_How-to-use-logic-gates-Via-Xspice_971VduM4m.htm> , when use bridge, the circuit is OK.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.