Home>Forum>Topic
Latest Topics Latest Replies EasyEDA Std EasyEDA Pro JLCPCB LCSC OSHWLAB General Discuss
Schematic PCB Simulation Skill Extension Feature Requests Bug Reports
You need to use EasyEDA editor to create some projects before publishing
Multinetlabel issues in PCB Layout
391 8
vikramnain20 3 years ago
Hello It would be nice if someone help me on the below issues i am getting in PCB Layout. I have connected multinetlabels in my schematics and when iam doing the layout netlabels are not showed connected to the controller and connected to the netlabels only. just for examlpe-- capacitor c1 & c2 is connected to 3.3vd,gnd & microcontroller on 23 & 146 pin nos. in schematics. But when i layout the PCB found that 23 & 146 pin nos. shown 3.3vd written on it. and c1 & c2 shown connected to 3.3vd & gnd only. Should i connect it to controller pins 23 & 146 also or it will automatically connect it. just chk the image and help me on it. I will appreciate your help.My circuit is connected with multilabels. ![image.png](//image.easyeda.com/pullimage/FWNdMHISbaVgDAnJA1G0ScgCn2xqjGZWg0gMGBGr.png)
Comments
andyfierman 3 years ago
"Should i connect it to controller pins 23 & 146 also or it will automatically connect it." It would help if you either make your project public and post the url to it here or at least post a screenshot of your PCB. If you are using the autorouter then nets with the same netlabels will be connected by tracks. If you route the board by hand then you must connect the nets using the Track tool by following the ratlines.
Reply
vikramnain20 3 years ago
@andyfierman Thanks for your prompt reply & support. PCB layout is not complete and been stuck due to this issue. But schematic is completed.  I made my project as public, plz suggest me on it. Thanks for your support in advance.
Reply
andyfierman 3 years ago
@vikramnain20, Please post the url to your project.
Reply
andyfierman 3 years ago
Please read: [https://easyeda.com/forum/topic/Understanding-Ratlines-371bdbf646c54b23a57451eb05b2026d](https://easyeda.com/forum/topic/Understanding-Ratlines-371bdbf646c54b23a57451eb05b2026d)
Reply
vikramnain20 3 years ago
@andyfierman Thanks for your reply and support. Find the below link of the project.. [https://easyeda\.com/editor\#id=\|6b59490170134504a6cb14b8804f7df7\|aae50e5dfc9e4265aeb226e1ea2e85e1](https://easyeda.com/editor#id=|6b59490170134504a6cb14b8804f7df7|aae50e5dfc9e4265aeb226e1ea2e85e1) Thanks in advance for your support.
Reply
andyfierman 3 years ago
@vikramnain20, If you select a pad in your PCB that is connected to a net (for example 3.3vd) and then press the H key, you will see that everything connected to that net will light up. As far as I can tell, the connectivity of your PCB as indicated by the ratlines, is correct to your schematic. You now have to place the components where they need to be and route it.
Reply
vikramnain20 3 years ago
@andyfierman Thanks for your wonderfull support. Iam using EASYEDA coz of the support and forum responses. Thanks again
Reply
vikramnain20 3 years ago
@andyfierman After placement of the components PCB i checked for DRC and there is no error but nets shows error with cross mark in red color. Is it a error or coz of multinetlabels? Should i proceed with the layout with those netlabel errors.? Thnks for your supprt.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版，使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程，下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice