Multiple Net Assigned by System
167 9
peternarbus 6 months ago
Hello - Is it normal for the system to assign multiple net names to vias or pads connected together?  Shouldn't they all be the same net (0)? Thank you, ![image.png](//image.easyeda.com/pullimage/Z4DfAgASyh3SkkBxq1AQT7b2UF498KOoFlFJItsv.png)
Comments
andyfierman 6 months ago
Is this PCB created from a schematic or drawn directly in the PCB editor?
Reply
andyfierman 6 months ago
Not sure if I've already pointed you to this howto but it might help: [https://easyeda.com/forum/topic/How-to-place-multiple-vias-in-a-PCB-footprint-a34cf68d58414138898a56de60abd8c1](https://easyeda.com/forum/topic/How-to-place-multiple-vias-in-a-PCB-footprint-a34cf68d58414138898a56de60abd8c1)
Reply
andyfierman 6 months ago
If your PCB is drawn directly in the PCB editor then you need to see: [https://easyeda\.com/forum/topic/How\_does\_the\_Connect\_Pad\_to\_Pad\_tool\_work\_\-JgQO0Ay7H](https://easyeda.com/forum/topic/How_does_the_Connect_Pad_to_Pad_tool_work_-JgQO0Ay7H)
Reply
peternarbus 6 months ago
This is the PCB shape I created in the PCB lib editor.  It works with copper area on ally layers except top.  That's the problem. Thanks
Reply
peternarbus 6 months ago
Can you please open my board and see the problem, copper area not connecting to through hole pads with same net name.  On top layer only.  Works on all other layers...
Reply
andyfierman 6 months ago
I looked for your board on your page last night but did not see anything that had a structure that looked like your screenshot. Can you post the URL to a public copy? In the PCB lib
Reply
andyfierman 6 months ago
Sorry, missend. In the PCB Lib, did you assign 0 to the tracks joining the 0 vias to the 0 centre pad?
Reply
andyfierman 6 months ago
OK, from your post: [https://easyeda.com/forum/topic/Copper-Area-Not-Connection-To-Thermal-Vias-572f38ac04b7471dba2a0d8db6537bb4](https://easyeda.com/forum/topic/Copper-Area-Not-Connection-To-Thermal-Vias-572f38ac04b7471dba2a0d8db6537bb4) here's your PCB Lib: [https://easyeda\.com/editor\#id=0f9d083a4b19494ea097b60770f5fa70\|505cde11d9b74e6696e02b822c4c344c\|\!46a2d48d2ead4cf5bdd98bf1eda9ebd4\|\!3d7bfd5fd4944df58b100427444799ca](https://easyeda.com/editor#id=0f9d083a4b19494ea097b60770f5fa70|505cde11d9b74e6696e02b822c4c344c|!46a2d48d2ead4cf5bdd98bf1eda9ebd4|!3d7bfd5fd4944df58b100427444799ca) I think what you could do is to is to remove the tracking and recreate the connections to all the vias by forming a suitably shaped polygon pad, in a similar way that you have tried to do with a Solid Region here: ![image.png](//image.easyeda.com/pullimage/h7NKVx2rdDJvkghmh285jHuCvGc7EIDW0RAr77ro.png) Assign the pin number of the polygon pads to be the same as that of the vias and the centre pad. As you have already done, leave the Net attributes blank. Another possibility might be to use small rectangular pads to link all the vias to the centre pad in a piecewise fashion and again, assign them the same pin number as the vias and the centre pad with the Net attributes left blank.
Reply
peternarbus 6 months ago
Thank you Andy for your ideas and help.  I will try them today.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.