Multiple board outline with copper area bug
1339 14
andyfierman 1 year ago
In answering Simon Wass's query in: [https://easyeda\.com/forum/topic/TWO\_PCB\_ONE\_BOARD\-CqkCUO6oF](https://easyeda.com/forum/topic/TWO_PCB_ONE_BOARD-CqkCUO6oF) I have found that placing multiple board outlines even if one outline is inside another works OK with no errors or warning generated. However, if a copper area is added then the "EasyEDA does not allow inner board outlines to form cut-outs, please use SolidRegion or Hole" error is generated. This is demonstrated in: [https://easyeda.com/andyfierman/multiple-board-outline-with-copper-area-bug](https://easyeda.com/andyfierman/multiple-board-outline-with-copper-area-bug)
Comments
Tutorials 1 year ago
Hi Andy Yes, it is a known issue, we will improve this in the future.
Reply
warloofer 1 year ago
Is it still unslolved? I have two different boards, with copper area in both boards, and only plots the copper in the first board. Second one only shows the perimeter of the copper area.
Reply
andyfierman 1 year ago
If these are two different PCBs in separate files (i.e. they open in separate PCB Editor windows) then check the Copper Area Visibility setting in each of the PCB Editor windows. This is a PCB Editor canvas attribute setting which affects all copper areas in that canvas but can be different between separate PCB Editor canvases within the same Project.
Reply
andyfierman 1 year ago
Note that the question you have asked is unrelated to the subject of this post. If you wish to raise your issue as a Bug Report, please do so by posting a new bug report. Thanks.
Reply
warloofer 1 year ago
That's what I have. Two boards (with 2 boards outline). The message I get is "EasyEDA does not allow inner board outlines to form cut-outs, please use SolidRegion or Hole". Is it the same problem ? ![PCB_PANEL_20180807140937.png](//image.easyeda.com/pullimage/muAIl275O2VZGKOTL5NHxZu7Kwmd1MdxA6lzNZFz.png)
Reply
andyfierman 1 year ago
So you have 2 PCB layouts in the same PCB file? In that case it looks like the problem is the same as I first posted about and that it has not yet been resolved. However, if you put 2 PCB designs into the same physical PCB layout then you will be charged for 2 PCB designs. In which case why not submit them as separate PCBs anyway? Also, the way you have put the two boards so close together, how are you going to separate them? You might be better to lay them out for a V-cut between them. Have a look at the JLCPCB site for the design rules for V-cut. Or are you doing this as a single board to make assembly easier in some way?
Reply
warloofer 1 year ago
Yes, but there is a problem. One board (the board inferior) is shorter than the above, so I have added a vertical hole to be routed on the board. This is not possible on the web. Also, when I works, I will add a rail border, fiducials, etc... So in that case, should I export the files and import in another PCB editor to complete the pannel correctly? thanks in advance
Reply
andyfierman 1 year ago
The hole is the long grey strip to the left of the LEDs at the left hand end of the lower board? I get the idea of the routed hole to break apart the PCB but I don't understand what you mean by: "This is not possible on the web." You also said: "... I will add a rail border, fiducials, etc..." Please refer to: [https://jlcpcb.com/capabilities/Capabilities](https://jlcpcb.com/capabilities/Capabilities) "So in that case, should I export the files and import in another PCB editor to complete the pannel correctly?" Why? If you do your PCB as two separate boards as I suggested above then it is easy to get EasyEDA to panelise each design: [https://jlcpcb.com/quote/pcbOrderFaq/Panel%20by%20JLCPCB](https://jlcpcb.com/quote/pcbOrderFaq/Panel%20by%20JLCPCB) It means you get two panels. One panel of one PCB design and another with the other PCB design. They are easier to V-cut and separate as there is no need for the routed slot and any post-separation work to clean up the snapped apart edges Suggest you ask support @ JLCPCB.com for advice about how to do your own panellised PCBs Obviously I don't know why you want to do the design this way but from here it looks like you are making extra work and expense for yourself. :)
Reply
warloofer 1 year ago
Hello andyfierman. That's because the panel is going to production and both boards will be produced at the same time, because both boards are part of the same electronical device (one stencil for the device means not to change and program the stencil machine each time they change the board), and also they don't need to change the program of the PNP. Refering to "This is not possible on the web.", I meant to add two boards of different size in the same panel. At least I wasn't able to find how to do this in the JLCPCB web. I haven added the fiducials, edge rail, etc, because I wasn't able to join properly both boards, so I stoped with the panel design on EasyEDA. My idea was to create the panel layout directly in EasyEDA to ensure this is produced in the way I want. Thanks in advance
Reply
andyfierman 1 year ago
OK, I understand. I think if you do your design as you have so far but allow for a V-cut on the long edge between the two boards to separate them lengthways and then use the routed slot to remove the unwanted left hand end of the shorter board then you maybe able to get EasyEDA to panelise the two boards as a single PCB. I'm not anexpert on this part of the EasyEDA PCB process so you're probably better to ask support at EasyEDA and JLCPCB directly. Just be clear about what you you would like them to do and why.
Reply
warloofer 1 year ago
@andyfierman The problem is that the copper area (GND area) on the board below, is not filled, so I can not export gerber from EasyEDA.
Reply
andyfierman 1 year ago
Try making the two board outlines out of two separate rectangles and moving the long sides very slightly apart so that they do not overlap. You have to do this to allow for the V-cut anyway.
Reply
UserSupport 1 year ago
@warloofer For this error message, please ignore it and keep going to generate the Gerber. At v5.7.x, we will provide the panelize function for PCB self-panel.
Reply
andyfierman 1 year ago
@warloofer, You can check your Gerbers using gerbv: [http://gerbv.geda-project.org/](http://gerbv.geda-project.org/)
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.