You need to use EasyEDA editor to create some projects before publishing
Net flag on ground plane connections
1869 4
Moonracer 5 years ago
I am having a problem with my net check where, though my connections are all labeled with net GND, and the ground plane is also labeled net GND, a net flag is being raised. I can't seem to find a solution for this problem. The connections seem to be connected correctly, but something is wrong. Are the connections supposed to be made using vias? Please help.![problem with ground plane.jpeg](//image.easyeda.com/pullimage/7qbUJpRpfMI9AAxb5AdQMuqgWxOlzKWKQHqxbknr.jpeg)
Comments
andyfierman 5 years ago
Looks like the ground flood around the GND end of RSEL isn't connected in to the rest of the GND net. It is cut off by the tracks from the high end of CIN to U2. You need to do something like add a GND plane on the bottom layer and add a few vias to connect to the bottom end of RSEL and the rest of the GND on the top layer. I also suggest you review your layout in the light of: [http://www.ti.com/lit/ds/symlink/tps62143.pdf](http://www.ti.com/lit/ds/symlink/tps62143.pdf) [http://www.ti.com/lit/pdf/slyt614](http://www.ti.com/lit/pdf/slyt614) and similar documents for U2.
Reply
Moonracer 5 years ago
Will adding just vias with the same net name connect the top layer to the copper pour in the bottom layer? I tried doing that and it still flags as an error. I have tried connecting all the pins for GND together and that gets rid of the flag, but I can't figure out how the copper pour works with the grounding system.
Reply
Moonracer 5 years ago
@andyfierman Will adding just vias with the same net name connect the top layer to the copper pour in the bottom layer? I tried doing that and it still flags as an error. I have tried connecting all the pins for GND together and that gets rid of the flag, but I can't figure out how the copper pour works with the grounding system. I'm new to this program and to PCB design.
Reply
Moonracer 5 years ago
@andyfierman I figured it out now. Made a common ground on the bottom layer, then brought all GND connections to that pour and ended the connections with a via. No more errors! Thanks!
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice