You need to use EasyEDA editor to create some projects before publishing
"No Connect" flag on a net causes entire net to not be connected
755 2
pastudan 2 years ago
(//image.easyeda.com/pullimage/pMjGMglXmGSLk9yG0ufE2lrMR2qq3pj56KxNREje.png)Hi there! Adding a "No Connect" flag as shown in this schematic causes the entire net / ratsnest to not show up in the PCB layout. This throws no errors, which caused me to order some PCBs without this connected as intended. Feel free to close this issue if this is the intended behavior, but this doesn't seem right in my opinion. I would expect to see an error in this case. Thanks for looking into this issue! ![no-connect-error.png](//image.easyeda.com/pullimage/mmVsjxk2wp48Fva5Ha6hi4zUlDsy3J42vmSWdGwh.png) This is the expected ratsnest: ![no-connect-error-pcb.png](//image.easyeda.com/pullimage/rA7TSWlTpUPrLQZJtpfwHs7D46DXJXwbklio4S1C.png)
Comments
andyfierman 2 years ago
@pastudan, Perhaps the warnings about having a No Connect X flag on a completed net could be better but if the correct procedures and checks are followed carefully then there are a number of warnings that will be issued which will lead to the detection of such a situation. The No Connect X flag is intended to indicate to the net listing process and the DRC that a pin to which it is attached has no electrical connection to it and so should not be detected and highlighted as an "Incomplete net" when a DRC is run in the Schematic Design Manager. [https://docs.easyeda.com/en/Schematic/Wiring-Tools/index.html#No-Connect-Flag](https://docs.easyeda.com/en/Schematic/Wiring-Tools/index.html#No-Connect-Flag)<br> <br> In the screenshot of the schematic, the CS0 pin is wired to the TXD0 pin and therefore both are connected to the left hand end of R5 (assuming the labelling matches the schematic placement). It can therefore only be assumed that either; 1. the placing of a No Connect X flag on the CS0 pin or; 2. the connection between the CS0 and TXD0 pins is accidental. Although it would not be good practice, it is possible to imagine a situation where in one version of a board a whole net is to be excluded from the PCB whereas in another it is to be included and that the selection between versions is controlled only by the placement of a single No Connect X flag. In that case, the operation of the No Connect X flag that has been observed seems reasonable. Normally however the placing of a No Connect X flag onto a pin that has more than zero connections to it might be expected to create a warning when a DRC is run in the Schematic Design Manager (because even a single connection to a hanging net should not be ignored but should be flagged as an incomplete net and the accidental placing of it on a complete net is, as your case shows, disastrous). It turns out that if a No Connect X flag is placed onto a net which has no explicit net label or net flag (e.g. VCC or GND) attached to it then when a DRC is run, that net simply disappears from the list of Nets in the Schematic Design Manager with no warning. If a net label or flag is then placed on that unlabelled net then a warning pops up to say that a "Net label cannot be placed on a wire which has a No Connect flag on it". In fact, EasyEDA does then allow a net label to be attached to the wire and if a DRC is run in the Schematic Design Manager, then it marks the net name as an error and warns that "This net label is not connected with any pin". If a No Connect flag is placed on a net that already has a net label on it then although no warning is given in the schematic, if a DRC is run in the Schematic Design Manager, then it marks the net name as an error and warns that  "This net label is not connected with any pin". A  warning about unfinished nets is issued on execution of a Convert to PCB... or Update PCB... or Import Changes... command. A net with a No Connect X flag cannot be highlighted by selecting it in the schematic and then pressing the H key. It is recommended that all nets should be given unique and indicative net labels. This helps to improve readability, the outcome of DRC and in cross probing between the schematic and the PCB during debugging.
Reply
ByronAP 2 years ago
When you have a situation like this or need to connect 2 nets use a 0R resistor.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice