Panelize : Bad placement of positioning holes and fiducial mark they are on on v-cut
87 0
rom1nux 8 months ago
Hello, In some case, when you penalize your board,positioning holes and fiducial mark are placed on a v-cut route. JLCPCB don't like that :) ![panelize.png](//image.easyeda.com/pullimage/la53cDlFcenHn1Ss3fykW7DAIc29jH7ocvMWMwsT.png) Have nice day, Thank to the team for this really good tools
Comments
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.