Please add a way of detecting any label on the silk screen overlapping bare copper
112 2
MikeDB 2 weeks ago
Obviously Top Silk layer over bare copper Upper layer and same for Bottom silk.  Possibly adapt a copy the DRC code to rather than starting from scratch ?
Comments
andyfierman 2 weeks ago
Do you want: 1. A warning for any silkscreen overlapping exposed copper; 2. Any silkscreen overlapping exposed copper to be removed (as JLCPCB will do anyway during PCB fab)?
Reply
MikeDB 2 weeks ago
@andyfierman  A warning.  It was removed which highlighted the issue.  My Mk1 eyeball misses things nowadays :-(
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow
We use cookies to offer you a better experience. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this site, you consent to the use of our cookies.