Home>Forum>Topic
Latest Topics Latest Replies EasyEDA Std EasyEDA Pro JLCPCB LCSC OSHWLAB General Discuss
Schematic PCB Simulation Skill Extension Feature Requests Bug Reports
You need to use EasyEDA editor to create some projects before publishing
Ratline error for ground net.
379 1
vikramnain20 3 years ago
Hello Andy Iam getting error for ratline showed in pcb layout image as attached.I tried to make nos. of GND vias but its not getting connected. Thanks for your support in advance. Its on the right side of PCB named - S1 Chip which is not connecting to gnd even after created many vias.![2021-08-26-20-38-42.png](//image.easyeda.com/pullimage/cACweMyQuCET4Pzdle5IXW7mOCx1stBex3Ww5Zby.png)
Comments
andyfierman 3 years ago
@vikramnain20, <br> Please see my replies to this post: [https://easyeda.com/forum/topic/DRC-Failing-even-thoe-everything-is-visibly-connected-6ba42ecdb9af4d0aa8098a0af9d45fda](https://easyeda.com/forum/topic/DRC-Failing-even-thoe-everything-is-visibly-connected-6ba42ecdb9af4d0aa8098a0af9d45fda)
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版，建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程，下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice