You need to use EasyEDA editor to create some projects before publishing
Ratlines appeared during editing that won't go away
643 1
provideyourown 7 years ago
**BUG** Concise problem statement: On a nearly completed PCB, the ratlines for an entire net (Vcc) appeared at some point. A careful inspection does not reveal any real connection problem. Steps to reproduce bug: 1. Hard to reproduce. Make some edits to PCB, eventually they may cause nets to appear unrouted. 2. Closing the PCB and re-opening solved the problem. 3. Exporting as source and then creating a new file solved it as well. If desired, I can provide the source file, but it won't reproduce the problem. Results: Routed net shows as completed unrouted, not just a few connections. Expected results: Routed net connections should not show ratlines when still connected. A workaround was to close the file and reopen it. A refresh button would be useful in this case if the bug is too difficult to fix. Browser: Vivaldi
Comments
Tutorials 7 years ago
Hi Scottdky, Yes we already marked it down, it was under the todo list, we will fix it. thank you. :)
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice