You need to use EasyEDA editor to create some projects before publishing
Removing part of a copper polygon
620 2
Сергей М 3 years ago
Hello! Can you please tell me which layer to use when creating a component to prevent a copper polygon from overlaying it when creating a board? I need the area in the center of the transistor (marked with an oval) to be free of the copper polygon. For one transistor, you can use the solid area tool with the No Solid setting, but what if there are 50 transistors. ![Transistor.jpg](//image.easyeda.com/pullimage/NktLILC2mXt13a7kQYjbSSGYco7xMvVIyHX2TfUu.jpeg)
Comments
andyfierman 3 years ago
Clone the Footprint and save it with a unique name such as SOT23_W_KEEPOUT. Then add a No Solid region as I describe and demonstrate in this topic: [https://easyeda.com/forum/topic/No-Solid-keep-out-on-ALL-layers-a0873d5af9f341fbabdfa5768b985e58](https://easyeda.com/forum/topic/No-Solid-keep-out-on-ALL-layers-a0873d5af9f341fbabdfa5768b985e58)<br> <br> Then reassign the Footprints of all the affected parts in the schematic to SOT23_W_KEEPOUT Then do Update PCB... or Import Changes...
Reply
Сергей М 3 years ago
@andyfierman Brilliant! It works. Thanks!
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice