You need to use EasyEDA editor to create some projects before publishing
SMD pads accessible from multiple layers
1879 10
gonadgranny 6 years ago
Hi all. I recently ordered my first batch of PCB's (first ive ever created) and was very happy with the quality indeed so thats great. problem is i thought that if i set the pads to 'All' on Layer, it would be accessible from all layers. i found out the hard way that this was not the case. So my question is: what is the standard way of allowing an SMD pad to be accessible from multiple layers? would it just be to use a via? Thanks. Danny.
Comments
andyfierman 6 years ago
To understand the difference between `Top layer` or `Bottom Layer` (SMD) and `All Layer` pads and to avoid this problem in the future, please see this post: https://easyeda.com/forum/topic/Multi_layer_pads_not_connected-jXtnFyQ8q
Reply
gonadgranny 6 years ago
Ok so vias *are* the way for SMD pads then...thanks Andy!
Reply
andyfierman 6 years ago
Which is the same as making an `All Layers` pad with a (small) hole in it. See also: https://easyeda.com/forum/topic/VIA_and_PAD-1bKSecywI https://easyeda.com/forum/topic/VIA_and_PAD-YYy7DZzVT
Reply
andyfierman 6 years ago
Beware that putting via(s) into pads can cause solder to wick down the via(s) away from the joint. You would probably be safer to just take a short track out of the SMD pad (on the top or bottom layer) and then place a via at the end of that short track.
Reply
gonadgranny 6 years ago
Great, I'll do that then. Can you see any problems with putting the via inbetween the two SMD pads of a 1206 sized resistor for example? It should fit in there ok....
Reply
andyfierman 6 years ago
As long as there's no solder nearby (i.e. wave soldering!) that can wick up the via hole and push up against the bottom face of the component. Tented or plugged vias can fix that issue but you'll need to: 1. email support to check with them if they can manufacture the board that way. 2. document this information in the `Document` layer of the PCB **and** in the `Remark` section of the PCB order form.
Reply
gonadgranny 6 years ago
Thanks again Andy. would i be correct in assuming that vias are tented by default? they appear to be covered in the preview image. also, could you recommend a size limit for the hole in order for tenting to work? currently mine are 15.75mil
Reply
andyfierman 6 years ago
Sorry but those are questions for support. My knowledge of the PCB fab processes is not that deep.
Reply
gonadgranny 6 years ago
Ok, sorry i was treating you as if you were support! thanks again.
Reply
andyfierman 6 years ago
No problem. :)
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice