Hello, I am very new to this program, when verifying I get the following problems: "The free space between two objects is less than the verification free space of the DRC design rule that has different rules" Could you tell me how to fix it? it is about vias that connect a lower track with another upper Thank you.