You need to use EasyEDA editor to create some projects before publishing
This netlabel is not connected with any pin.
1776 4
jeff.truck 3 years ago
I started to edit one of my existing schematics.  I added a three pin header and went to update the PCB when the schematic design tool suggested that I check the nets.  I'm getting the above error and the following shows up under the Nets section of Design Manager: ![image.png](//image.easyeda.com/pullimage/t4suJLOdxO8bcleF5Vp8lffElquznKelfY6nmCP1.png) The schematic has four pages and when I click one of the lines above it takes me consistently to the third page.  I've gone to the point of deleting all occurrances of net labels either +5V or GND and I cannot see where the error is.  There have been a few upgrades to the client tool since I last edited this schematic.  Could the file have been corrupted?  Anyone have an idea why it shows "+5V(1) / +5V ?? Thanks in advance!
Comments
andyfierman 3 years ago
Can you make the schematic public? Just in case the problem is related to this, check out the behaviour described in this topic: [https://easyeda.com/forum/topic/Block-move-loses-some-connections-6b8d2324567d4332acdf5a350875b8c0](https://easyeda.com/forum/topic/Block-move-loses-some-connections-6b8d2324567d4332acdf5a350875b8c0)
Reply
jeff.truck 3 years ago
@andyfierman I made the project public\.  MACDADDY\_FDC\_20210331\_V1
Reply
andyfierman 3 years ago
@jeff.truck, For future reference, to save other people's time, please post the whole url to the project. This is your problem: ![Screenshot_20211031_220705.png](//image.easyeda.com/pullimage/MX37YOCGiK5I12V5ePRiaXxwj3MaZwc7dIPORvjU.png) I can't work out why but there's an error of some sort in how these two supply block symbols are constructed. It may be the use of three numbers to designate the devices. The normal format is two numbers only such as U1.1, U1.2 etc. then U2.1, U2.2 etc. I also note that for U22 and U24, both outputs are marked as Q. One should be identified as Q and the other identified as Qn, notQ or /Q (as in U16) to distinguish the true and complement outputs. If you did not create these symbols then please use the right click **Report Error** tool.
Reply
jeff.truck 3 years ago
Thanks Andy - My U22 and U24 components were indeed the issue.   URL comment noted for future reference.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice