Home>Forum>Topic
Latest Topics Latest Replies EasyEDA Std EasyEDA Pro JLCPCB LCSC OSHWLAB General Discuss
Schematic PCB Simulation Skill Extension Feature Requests Bug Reports
You need to use EasyEDA editor to create some projects before publishing
Using Solid Region
1027 8
Gonjona 5 years ago
So here I'm using a solid region as according to the reccomended PCB layout for the IC that I'm using (data sheet link below).  I want to make sure before I have the board made, the solid region will 1) Be connected to the pads its under (I made it have the same net) and 2) that only the actual solder pad of the components will be exposed on the board, if the whole solid region were exposed it would be difficult.  If these things are not as intended, how would I change them so they would be? Current layout: ![image.png](//image.easyeda.com/pullimage/0FAVkHiU5UJB9JYEHaQyrTM6xLYsH3iYzuumpkZH.png) Intended layout: ![image.png](//image.easyeda.com/pullimage/k6AydhgOYRbrmougTeHlqTO1flKuQYz2jHplhy50.png) Datasheet: [http://www.ti.com/lit/ds/symlink/tlv62130a.pdf](http://www.ti.com/lit/ds/symlink/tlv62130a.pdf) Thanks
Comments
andyfierman 5 years ago
To check if you have the correct connectivity according to your schematic please use the Design Manager in the left hand panel. If you read the Tutorial and play with it, you'll see how it works and how it can help you. Also, you can check that the whole of a net is connected by clicking on a track or pad and pressing the H key. The whole of the net should light up. Your project is private so only you can see it. Some of the pin connections look very different from the example you have shown but without a schematic it is not possible to check any further.
Reply
MikeDB 5 years ago
Best way to check if the solder pads are exposed, holes are in the right place and other things like that, is to use the photo view.  Usually shows up something I've messed up.
Reply
andyfierman 5 years ago
Then generate the Gerbers, download them and check them using gerbv. For detailed checking, please see especially (4) and (6) in: [https://easyeda\.com/andyfierman/Welcome\_to\_EasyEDA\-31e1288f882e49e582699b8eb7fe9b1f](https://easyeda.com/andyfierman/Welcome_to_EasyEDA-31e1288f882e49e582699b8eb7fe9b1f)
Reply
egaistek 5 years ago
Also you should be able to see how solid region is built by using Shift+B to rebuild copper area. Also Shift+M to remove copper area from drawing.
Reply
andyfierman 5 years ago
Solid Region is not the same thing as Copper Area.
Reply
electronut42 4 years ago
In PCB LIb, building a PCB footprint, how do you connect a solid region to a net?  Like a heat sink area that goes with the part, NOT part of the PCB, but always shows up on the PCB any time you place the part.  There is a Solid Region tool, but I don't see how to connect it to a net. -Electronut42
Reply
UserSupport 4 years ago
@electronut42 When you placed it at PCB , you can set its net name. if you draw it at PCBlib, and after placed at PCB , you can not edit its net. you need to add solid region at PCB directly.
Reply
andyfierman 4 years ago
@electronut42, Any copper in a PCB Lib (PCB Footprint) that is not a pad cannot be assigned a pad Number and so cannot be assigned a netname when placed in a PCB. Therefore any tracks, solid regions or vias used in the construction of a PCB Lib will generate a DRC error if an attempt is made to connect a net to them when that PCB Lib is placed in a PCB. If a PCB Lib needs some sort of irregular structure made in copy then use an arrangement of one or more overlapping pads all assigned the same pad number. These pads may be a combination of Multi-Layer, Top and Bottom layer, Round, Rectangular, Oval and Polygons.
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版，使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程，下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice