You need to use EasyEDA editor to create some projects before publishing
Vias disappear under the silk layer
505 1
redjack 4 years ago
I've covered a raspberry pi gpio header with a silk rectangle. The result is something like this, being the yellow layer the silk: ![Screenshot_21.png](//image.easyeda.com/pullimage/N3QUU3BtDhbiSnHkY28eIWyR1tObYWiG54uHMJG7.png) But, when I edit some parts or change the layer edit selector the all the vias disappear under the silk: ![Screenshot_22.png](//image.easyeda.com/pullimage/ajNMqVntmA2MjETGMn043KuwpVXSoJEwYToqYJBf.png) In the photo view the results look like this, which I don't like because it looks like the copper of the via is completely covered with silk: ![Screenshot_23.png](//image.easyeda.com/pullimage/EYsSwSYjiUAFZU5F8nV7lTeVoFhh50wsGvNl8TGE.png) Is there something I'm doing wrong? I'm just filling a rectangle over the vias and then let the program to handle it automatically.
Comments
andyfierman 4 years ago
Do not use vias. Use pads. Please read (2.3) in (2) in [https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a](https://easyeda.com/forum/topic/How-to-ask-for-help-and-get-an-answer-71b17a40d15442349eaecbfae083e46a)
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,使用建立访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice