DRC clearence settings is 3.937 mil, track width is 3.94 mil
![clearence_error_2.png](//image.easyeda.com/pullimage/rYfq5nG6Hs9hW61MPMtvW2UxWeNNMuh2X4jDw9iZ.png)
![clearence_error_3.png](//image.easyeda.com/pullimage/TH42sI0BX7cK2Lx6776taeChH1zX4iKXKuX1sRCn.png)
If I remove the Top Layer, the topPasteMaskLayer and the topSolderMaskLayer the DRC checking shows not errors. Why? If I enable one of those 3 i got 8 error clearence (the same number as vias).
Gastón
Firefox
64.0
Linux
EasyEDA
5.9.20