DRC clearence settings is 3.937 mil, track width is 3.94 mil


If I remove the Top Layer, the topPasteMaskLayer and the topSolderMaskLayer the DRC checking shows not errors. Why? If I enable one of those 3 i got 8 error clearence (the same number as vias).
Gastón
Firefox
64.0
Linux
EasyEDA
5.9.20