You need to use EasyEDA editor to create some projects before publishing
clearence error
642 3
GastonMelo 5 years ago
DRC clearence settings is 3.937 mil, track width is 3.94 mil ![clearence_error_2.png](//image.easyeda.com/pullimage/rYfq5nG6Hs9hW61MPMtvW2UxWeNNMuh2X4jDw9iZ.png) ![clearence_error_3.png](//image.easyeda.com/pullimage/TH42sI0BX7cK2Lx6776taeChH1zX4iKXKuX1sRCn.png) If I remove the Top Layer, the topPasteMaskLayer and the topSolderMaskLayer the DRC checking shows not errors. Why? If I enable one of those 3 i got 8 error clearence (the same number as vias). Gastón
Comments
andyfierman 5 years ago
Check the DRC errors under the Design button in the left hand panel. Maybe the diameter of the copper annulus of your vias is too large? If you intend that the 8 vias should connect to the GND copper area then you might want to read: [https://easyeda.com/forum/topic/How-to-place-multiple-vias-in-a-PCB-footprint-a34cf68d58414138898a56de60abd8c1](https://easyeda.com/forum/topic/How-to-place-multiple-vias-in-a-PCB-footprint-a34cf68d58414138898a56de60abd8c1)
Reply
GastonMelo 5 years ago
![clearence_error.png](//image.easyeda.com/pullimage/FZBdTo48DuhvcxKA2stLEmXJlLN8Ai4krXWzCxO5.png) the GND copper area is in the package of the Ic (by default). Could I just ignore this errors?
Reply
GastonMelo 5 years ago
solved!!! click on un vias and set as GND. Thanks Gastón
Reply
Login or Register to add a comment
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
有问题联系QQ 3001956291 不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice