In what? There is no process in JLCPCB by which to produce a countersunk hole in a PCB during board fabrication or assembly. Hence there is no way to represent it in EasyEDA. You could create a diagrammatic representation either as a Footprint for a hole or in the Document or Mechanical layers but it will have no meaning within JLCPCB's manufacturing processes.

@andyfierman Thanks