In what?
There is no process in JLCPCB by which to produce a countersunk hole in a PCB during board fabrication or assembly. Hence there is no way to represent it in EasyEDA.
You could create a diagrammatic representation either as a Footprint for a hole or in the Document or Mechanical layers but it will have no meaning within JLCPCB's manufacturing processes.
Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice
Brand new interactions and interfaces. 
Easy to use and quick to get started. 