Is this bug or feature? When I design PCB with default parameters and run DRC it will give error of all vias.
Looks that default via size is 24mil and DRC diameter is 42.016mil. So is that DRC diameter some kind rounding error?
