the program allows you to add track to component footprints and the track then displays correctly on the PCB the component is placed on. all seams to work fine except the DRC error checking does not account for track on the top or bottom layers of a component footprint and it generates loads of errors saying tracks overlap when they dont and there is not anything wrong. this would be really useful if the RDC check was fixed to account for track within components